

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/767,203	01/30/2004	Lee-Yeun Hwang	0630-1951P	5731
2292	7590 09/13/2005		MINER	
	EWART KOLASCH &	DOTY, HEAT	DOTY, HEATHER ANNE	
PO BOX 747 FALLS CHURCH, VA 22040-0747			ART UNIT	PAPER NUMBER
	,		2813	
			DATE MAILED: 09/13/2003	5

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)	_			
Office Action Summary		10/767,203	HWANG, LEE-YEUN				
		Examiner	Art Unit	_			
<u>.</u>		Heather A. Doty	2813				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
THE I - External after - If the - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period or reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be timed within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDONE	ely filed s will be considered timely. the mailing date of this communication. O (35 U.S.C. § 133).				
Status							
1)⊠	Responsive to communication(s) filed on 30 Ja	nuary 2004.	•				
2a) <u></u> □	This action is <b>FINAL</b> . 2b)⊠ This	action is non-final.					
3)[	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
	closed in accordance with the practice under E	:x рапе Quayle, 1935 С.D. 11, 45	3 O.G. 213.				
Dispositi	on of Claims						
4)🛛	Claim(s) 1-22 is/are pending in the application.		:				
	4a) Of the above claim(s) is/are withdraw	wn from consideration.	:				
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1-22</u> is/are rejected.							
7) Claim(s) is/are objected to.							
8)[_	Claim(s) are subject to restriction and/o	r election requirement.					
Applicati	on Papers						
9)☐ The specification is objected to by the Examiner.							
10)⊠ The drawing(s) filed on <u>30 January 2004</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11)	The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.				
Priority u	ınder 35 U.S.C. § 119						
12)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).							
a)⊠ All b)□ Some * c)□ None of:							
	1. Certified copies of the priority document	s have been received.					
2. Certified copies of the priority documents have been received in Application No. 09/863,452.							
	3. Copies of the certified copies of the prior	rity documents have been receive	d in this National Stage				
	application from the International Bureau	ı (PCT Rule 17.2(a)).	;				
* 9	See the attached detailed Office action for a list	of the certified copies not receive	d.				
		• .	•				
Attachmen		□ · · · · · ·	(070.440)				
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 4) Interview Summary (PTO-413) Paper No(s)/Mail Date							
3) 🔯 Inforr	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date <u>1/30/04</u> .	_	atent Application (PTO-152)				

Application/Control Number: 10/767,203

Art Unit: 2813

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless – (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 3-6, 9-12, and 16-19 are rejected under 35 U.S.C. 102(b) as being anticipated by Hebert (U.S. 5,869,875).

Regarding claim 1, Hebert teaches a high-voltage device, comprising an n-type drift region (18 in Fig. 3) and a p-type drift region (24 in Fig. 3) on a substrate (12 in Fig. 3); a gate region defined at an intersection between the n and p-type drift region, the gate region having an oxide film (labeled "oxide" in Fig. 3) on an upper portion of the gate region and a gate electrode formed on the oxide film (labeled "Gate" in Fig. 3); a source region being defined in one of the n and p-type drift regions, the source region having a first trench filled with a first polysilicon layer (30 in Fig. 3), a first high-density diffusion layer formed on an upper portion of the first polysilicon layer (14 in Fig. 3 absent disclosure of the unexpected results or critical nature of forming the n-type diffusion layer on the polysilicon layer, the formation of the n-type diffusion layer directly adjacent to, and in electrical contact with, the polysilicon layer is deemed equivalent. See In re Woodruff, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990)), and a source electrode formed on the high-density diffusion layer (50 in Fig. 5E); and a drain region being defined in the other of the n and p-type drift regions, the drain region having a second high-density diffusion layer formed on an upper part of the drain region (16 in Fig. 3) and a drain electrode formed on the second high-density diffusion layer (52 in Fig. 5E).

Regarding claim 3, Hebert teaches the high-voltage device according to claim 1, and further teaches that the first polysilicon is formed in the first trench such that a depth of the first trench is substantially equal to a depth of the one of the n and p-type drift region where the source region is defined (Fig. 3).

Regarding claim 4, Hebert teaches the high-voltage device according to claim 1, and further teaches that the first trench is formed at the p-type drift region (Fig. 3).

Regarding claims 5 and 6, Hebert teaches the high-voltage device according to claim 4 and further teaches that the first and second high-density diffusion layers are n+ layers (column 2, lines 11-13).

Regarding claims 9 and 16, Hebert teaches a high-voltage device and a method for forming the high-voltage device, the device comprising a substrate (12 in Fig. 3); a first drift region (24 in Fig. 3) and a second drift region (18 in Fig. 3) formed in the substrate; a gate electrode (labeled "Gate" in Fig. 3) formed over a gate region, the gate region being defined over an intersection of said first and second drift regions such that the gate region includes a part of said first drift region and a part of said second drift region (Fig. 3); a first polysilicon layer (30 in Fig. 3) filling a first trench formed in a source region, the source region being defined in said first drift region; a first high-density diffusion layer (14 in Fig. 3) formed in an upper portion of the source region including a portion of the first polysilicon layer and a portion of the first drift region in between the first trench and the gate region (absent disclosure of the unexpected

results or critical nature of forming the n-type diffusion layer on the polysilicon layer, the formation of the n-type diffusion layer directly adjacent to, and in electrical contact with, the polysilicon layer is deemed equivalent. See *In re Woodruff*, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990)); and a second high-density diffusion layer formed in a drain region, the drain region being defined in the second drift region (**16** in Fig. 3).

Regarding claims 10 and 17, Hebert teaches the high-voltage device of claim 9 and the method of claim 16, and further teaches that the first drift region is p-type and the second drift region is n-type (Fig. 3).

Regarding claims 11, 12, 18, and 19, Hebert teaches the high-voltage device of claim 9 and the method of claim 16, and further teaches that the first and second high-density diffusion layers are n-type (column 2, lines 11-13).

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 2, 15, and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hebert (U.S. 5,869,875) in view of Malhi (U.S. 5,640,034).

Regarding claim 2, Hebert teaches the high-voltage device according to claim 1, but does not teach a second polysilicon layer filling a second trench formed between the n and p-type drift regions of the gate region such that the oxide film is deposited in the

second trench as well as the upper portion of the drift region corresponding to the drain region.

Malhi teaches forming a trench in a gate region of a LDMOS that is subsequently filled with polysilicon (Fig. 2; column 2, lines 27-34). The gate oxide film is deposited in this trench as well as the upper portion of the drain region (see Fig. 2).

Therefore, at the time of the invention, it would have been obvious to one of ordinary skill in the art to modify the device taught by Hebert by incorporating a trench in the gate region, as taught by Malhi. The motivation for doing so at the time of the invention would have been to reduce the device's "on-resistance," as expressly taught by Malhi (column 1, lines 32-34).

Regarding claims 15 and 22, Hebert teaches the high-voltage device of claim 9 and the method of claim 16, but does not teach an oxide film formed in a second trench formed in the gate region, the oxide film also formed on an upper portion of the gate region in between the second trench and the drain region; and a second polysilicon layer filling the second trench covering the oxide film formed within the second trench such that the gate electrode covers at least a portion of the second polysilicon layer and the oxide film on the upper portion of the gate region.

Malhi teaches forming a trench in a gate region of a LDMOS that is subsequently filled with polysilicon (Fig. 2; column 2, lines 27-34). The gate oxide film is deposited in this trench as well as the upper portion of the drain region, in between the trench and the drain region (see Fig. 2).

Therefore, at the time of the invention, it would have been obvious to one of ordinary skill in the art to modify the device taught by Hebert by incorporating a trench in the gate region, as taught by Malhi. The motivation for doing so at the time of the invention would have been to reduce the device's "on-resistance," as expressly taught by Malhi (column 1, lines 32-34).

Claims 7, 8, 13, 14, 20, and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hebert (U.S. 5,869,875) in view of applicant's admitted prior art (APA).

Regarding claims 7, 8, 13, 14, 20, and 21, Hebert teaches the high-voltage device according to claims 5 and 9 and the method of claim 16, but does not teach a third high-density diffusion layer in the source region adjacent to the first high-density layer, or that the third high-density diffusion layer is a p+ layer.

However, APA teaches a p+ high-density diffusion layer (8 in Fig. 1A, 8' in Fig. 2, paragraph 0009-0013 of the instant specification) in the source region adjacent the first high-density layer. This layer mitigates the lowering of the maximum operating voltage caused by a latch-up phenomenon (paragraph 0012).

Therefore, at the time of the invention, it would have been obvious to one of ordinary skill in the art to modify the device taught by Hebert by adding a third high-density diffusion layer in the source region adjacent the first high-density layer, wherein the third high-density diffusion layer is a p+ layer, as taught by APA. The motivation for doing so at the time of the invention would have been to mitigate the lowering of the maximum operating voltage cause by a latch-up phenomenon, as expressly taught by APA.

Application/Control Number: 10/767,203

Art Unit: 2813

Conclusion

Any inquiry concerning this communication or earlier communications from the

Page 7

examiner should be directed to Heather A. Doty, whose telephone number is 571-272-

8429. The examiner can normally be reached on M-F, 8:30 - 5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Carl Whitehead, Jr., can be reached at 571-272-1702. The fax phone

number for the organization where this application or proceeding is assigned is 571-

273-8300.

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

had